Low temperature chemical bath deposited cadmium sulfide ͑CdS͒ has been used as an interfacial layer on n-and p-GaSb to overcome the limitations posed by the highly unstable GaSb surface. The electrical characteristics of Al/ CdS / GaSb structures have been studied. The current transport in these structures is governed by the barriers at the CdS / GaSb interface with an effective series resistance from the bulk of the interfacial CdS layer. Space charge limited current in the interfacial layer gives rise to an increase in the forward turn-on voltages. These structures demonstrate excellent characteristics in the reverse bias region such as high breakdown voltages, low surface leakage current, and good reverse current saturation. Significantly, rectifying junctions on p-GaSb have been achieved with barrier height as high as ϳ0.6 eV and breakdown voltages of ϳ4.5 V.
Low temperature chemical bath deposited cadmium sulfide ͑CdS͒ has been used as an interfacial layer on n-and p-GaSb to overcome the limitations posed by the highly unstable GaSb surface. The electrical characteristics of Al/ CdS / GaSb structures have been studied. The current transport in these structures is governed by the barriers at the CdS / GaSb interface with an effective series resistance from the bulk of the interfacial CdS layer. Space charge limited current in the interfacial layer gives rise to an increase in the forward turn-on voltages. These structures demonstrate excellent characteristics in the reverse bias region such as high breakdown voltages, low surface leakage current, and good reverse current saturation. Significantly, rectifying junctions on p-GaSb have been achieved with barrier height as high as ϳ0.6 eV and breakdown voltages of Rectifying metal-semiconductor contacts ͑Schottky contacts͒ have been studied extensively for their importance in device structures as well as in material characterization. 1, 2 Schottky contacts on III-V compounds are difficult to obtain especially on GaSb due to the oxidation of the surface which poses a more serious problem in GaSb than in Si, GaAs, or InP.
3 Additionally, the surface Fermi level in p-GaSb is pinned close to the valence band edge leading to low Schottky barrier heights ͑ϳ0.1 eV͒. 1, 3 The performance of GaSb devices is further limited by high surface leakage currents. 4 The performance of the devices on GaSb can be improved by overcoming the problems of low barrier height on p-GaSb, high surface leakage, and low reverse breakdown by modifying the semiconductor surface using thin interfacial layers prior to metallization. The interfacial layer can be a larger band gap semiconductor, an insulator, or an amorphous semiconductor. We have chosen a large band gap semiconductor, namely, cadmium sulfide ͑CdS͒, as the interfacial layer for our studies and we present the electrical properties of Al/ CdS / GaSb Schottky diodes. Similar work has been carried out earlier using a-Si: H on GaSb by Dutta et al. 5 and crystalline Si on GaAs by Costa et al. 6 However, this is the first report of the largest barrier height ͑ϳ0.6 eV͒ and breakdown voltage ͑ϳ4.5 V͒ on p-GaSb.
The single crystal substrates used in this work were undoped p-GaSb and Te-doped n-GaSb with carrier concentrations of ϳ3 ϫ 10 17 and ϳ6 ϫ 10 16 cm −3 . The samples were degreased with hot xylene followed by acetone and methanol rinse. The samples were etched in warm hydrochloric acid ͑HCl͒ to remove the native oxide. Layers of CdS with thickness in the range of 100-1000 Å were deposited by a chemical bath deposition technique. The samples were immersed vertically in the chemical bath containing 0.001M cadmium chloride ͑CdCl 2 ͒, 0.02M ammonium chloride ͑NH 4 Cl͒, and 0.002M thiourea ͑N 2 H 4 CS͒ in 50 ml of de-ionized water. 7 The pH and the temperature of the bath were maintained at 10.3 and 85°C, respectively. The bath was stirred continuously at approximately 200 rpm using a magnetic stirrer. Deposition was carried out for times ranging between 12 and 35 min to obtain CdS film thicknesses of 100-1000 Å. The film thickness was measured using a Dektak 8 surface profiler after etching regions of the CdS film. The optical energy gap measured using a Varian Cary 500 UV-vis-NIR spectrometer was found to be ϳ2.4 eV. Since CdS deposits on both sides of the GaSb sample, the back side was etched in HCl to enable Ohmic contact formation on the substrate. Prior to metallization, some of the samples were annealed in 3% hydrogen-argon or vacuum ambient at 500°C for 2 h to investigate the effect of annealing on the electrical properties of the diodes. The back Ohmic contacts on p-GaSb were provided by electron beam ͑e-beam͒ evaporation of 200 Å of titanium and 1000 Å of gold. The Ohmic contacts on n -GaSb were provided by the e-beam evaporation of 200 Å of tin and 1000 Å of gold followed by a rapid thermal annealing at 350°C for 15 s. Subsequently, aluminum ͑Al͒ top contacts of 0.5 mm diameter and 1500 Å were evaporated onto the CdS layers after a rinse in dilute HCl to remove any oxide layer. Diodes without the interfacial CdS layer were also fabricated for comparative studies.
The current-voltage ͑I-V͒ characteristics of various diodes fabricated on p-GaSb are shown in Fig. 1 . In the absence of any interfacial layer, the I-V characteristic of the Al/ p-GaSb diode is Ohmic in nature as seen in curve ͑i͒. With an interfacial CdS layer, a nonlinear behavior with diode characteristics is seen as depicted by the remaining a͒ Electronic mail: duttap@rpi.edu
Al/ CdS / p-GaSb 3%H 2 / Ar annealed, and ͑iv͒ Al/ CdS / p-GaSb vacuum annealed diodes.
curves. The interfacial CdS layer deposited on the measured diodes are ϳ1000 Å obtained from a 35 min deposition. Good reverse characteristics with reduced reverse leakage current and high breakdown voltages are observed. Curve ͑ii͒ represents Al/ CdS / p-GaSb diode with as deposited CdS layer and curves ͑iii͒ and ͑iv͒ represent diodes with the interfacial CdS layer annealed in 3 % H 2 / Ar gas mixture and vacuum, respectively. All the diodes with the interfacial layer exhibit similar turn-on voltage. In the reverse bias region, the vacuum annealed diodes show higher breakdown voltage ͑ ϳ4.5 V͒ than gas annealed diodes ͑ϳ3.5 V͒ or as deposited CdS layer diodes ͑ϳ1.5 V͒. Similar I-V characteristics on Schottky diodes have been observed on p-GaSb with an interfacial a-Si: H layer by Dutta et al. 5 The I-V characteristics of the Al/ n-GaSb and Al/ CdS / n-GaSb are shown in Fig. 2͑a͒ ͑substrate carrier concentration of ϳ6 ϫ 10 16 cm −3 ͒. Curve ͑i͒ represents the Schottky diode on n-GaSb and curve ͑ii͒ shows the diodes with the interfacial CdS layer of ϳ1000 Å and curve ͑iii͒ represents the diodes with vacuum annealed interfacial layers of the same thickness. In the forward bias, an increase in the turn-on voltage and series resistance after the deposition of the interfacial layer can be seen. Additionally, with a decrease in the interfacial layer thickness both the turn-on voltage and the series resistance decrease. In the reverse bias regime, diodes with the interfacial layer exhibit excellent reverse current saturation, low reverse currents, and high breakdown voltages.
Pankove et al. 8 demonstrated that reducing the number of dangling bonds at the surface by the deposition of a-Si: H leads to smaller reverse currents. 8 Similarly, Fig. 3 shows a reduction in the reverse current by two orders of magnitude at a reverse bias of ϳ3.5 V. We believe that the CdS film acts as a source of sulfur ͑S͒ that passivates the dangling bonds, thereby reducing the high density of interface generation states. The effectiveness of sulfur from different sources as a passivating layer can be found in prior references. [9] [10] [11] The highest breakdown ͑ϳ11 V͒ is observed in devices with the vacuum annealed interfacial CdS layer. The breakdown voltage is independent of the layer thickness and strongly dependent on the substrate doping Dutta et al. have confirmed the vertical current flow with negligible edge effects in similar device structures with a-Si: H as the interfacial layer. 5 In the present structure, the sulfur vacancy donor from the CdS layer leads to the formation of a depletion region, which reduces the edge effects. 12 With annealing, the concentration of the sulfur vacancy donor increases, 13 causing an increase in the depletion region thickness resulting in higher breakdown voltages. This effect is more predominant in the case of vacuum annealed devices. If edge effects are avoided, a Schottky diode eventually exhibits breakdown which, depending on the donor density, is due to either thermionic-field emission or impact ionization causing an avalanche of electron-hole pairs.
2 Figure 2͑b͒ shows the plots of ln͓I / ͑1 − exp͑−qV / kT͔͒͒ versus bias voltage ͑V͒. The curves exhibit a linear behavior ͑as for a Schottky diode͒ extending from the reverse bias to the forward bias region. This shows that the forward I-V characteristic follows the thermionic emission theory. Similar behavior is also observed on diodes formed on p-GaSb. The deviation from the linearity in the forward region is due to the series resistance of the interfacial CdS layer. Furthermore, the forward bias at which the series resistance becomes dominant is dependent on the interfacial layer thickness and the annealing conditions.
The barrier heights ͑ B ͒ and the ideality factors ͑n͒ of all the diodes were determined from the room temperature I-V data. In the barrier height calculations, the Richardson constant A * used for n-GaSb diodes 5 was 5.28 A cm −2 K −2 and for p-GaSb diodes was 5.16 A cm −2 K −2 . For the Al/ p -GaSb diodes the barrier height measured is ϳ0.1 eV due to Fermi level pinning. 1, 3 Upon using an interfacial layer of CdS, the barrier height increases to 0.54 eV on the as deposited CdS layer, which further increases to 0.63 eV when the CdS films were annealed in vacuum. Interestingly, the 3%H 2 / Ar gas annealing lead to a slight decrease in the barrier heights ͑ϳ0.51 eV͒. The ideality factor decreases from 1.5 on the as deposited CdS layer diodes to 1.24 for both the FIG. 2 . ͑a͒ I-V characteristics of ͑i͒ Al/ n-GaSb, ͑ii͒ Al/ CdS / n-GaSb, and ͑iii͒ Al/ CdS / n-GaSb vacuum annealed diodes. ͑b͒ ln͓I /1−exp͑−qV / kT͔͒ vs V plots for the above three diodes.
FIG. 3. J-V characteristics of ͑i͒
annealing conditions. Since Al forms an Ohmic contact with the CdS layer, 1 the barrier height measured on the diodes is due to the band offset at the CdS / GaSb interface. The expected band alignments of Al/ p-GaSb and Al/ CdS / pGaSb are shown in Figs. 4͑a͒ and 4͑b͒ , respectively, drawn using Anderson's model. 14 The electron affinity values used are Al= 4.28 eV, 2 CdS = 4.5 eV, 1 and GaSb= 4.06 eV. 3 The CdS Fermi level position in Fig. 4͑b͒ is based on the typical carrier concentration of 1 ϫ 10 14 cm −3 due to native donors observed in chemically deposited n-CdS. 15 Al contacts on p-GaSb have a low barrier height ͑ϳ0.1 eV͒ as seen in Fig.  4͑a͒ due to Fermi level pinning. 1, 3 This leads to an Ohmiclike behavior. On using an interfacial layer of CdS between the metal and p-GaSb the bands align, as shown in Fig. 4͑b͒ . In the absence of the passivating effect of S there exist a large number of surface states, and the bands in both p-GaSb and n-CdS bend upwards 14 ͑dashed line͒ with no barrier for hole flow from the CdS to the p-GaSb. The fact that a barrier for holes is observed on Al/ CdS / p-GaSb structure ͓as shown in Fig. 4͑b͒ by the solid line͔ is an indication of S passivation at the CdS / GaSb interface. The barrier height B measured experimentally ͑0.5-0.63 eV͒ with the CdS layer matches closely with the theoretical band alignment, as shown in Fig. 4͑b͒ .
The barrier height on the n-GaSb diodes shows an increase from 0.48 eV ͑Al/ n-GaSb͒ to 0.5 eV with the interfacial CdS layer and further to 0.57 eV with vacuum annealing. The ideality factor increases from 1.07 to 2 with the interfacial layer, but drops to 1.8 with the vacuum annealing. As the interface layer thickness increases, the barrier height on the n-GaSb diodes increases from 0.52 to 0.57 eV and the ideality factor decreases from 2.36 to 1.8. The ideality factor and the barrier height are dependent on the interfacial layer thickness and the density of surface states. For a high density of surface states, the interfacial layer thickness has a weak influence on the barrier height and the ideality factor. However, when the density of surface states is low, the interfacial layer thicknesses play a significant role in determining the diode properties. 2 Finally, it should be noted that even though the current in the forward bias region decreases due to the series resistance of the interfacial CdS layer, the increase in the turn-on voltage can be explained by the existence of space charge limited current ͑SCLC͒ through the interfacial layer. The SCLC results from a carrier injection into the CdS layer by the Al metal contact. From the log I vs log V plot, the dependence of the current at various bias voltages ͑I ϰ V n ͒ in the forward regime can be determined. The value of n varies between 2 and 8, depending on the temperature and the voltage. 16 Injection of carriers into this highly resistive area results in a gradual transition from Ohmic ͑I ϰ V͒ to SCLC ͑I ϰ V n , n =3-4͒ through deep levels in the layer. The SCLC also exhibits an inverse cubic dependence on the layer thickness. The effect of SCLC is to decrease the effective series resistance above a certain threshold voltage, thereby drastically leading to a rapid increase in the current.
The currents in these diodes are controlled by barriers at the CdS / GaSb interface in series with an effective resistance of the interface layer. The presence of the CdS layer enables the formation of Schottky diodes on p-GaSb. The diodes on n-GaSb exhibit high breakdown voltages, low surface leakage current, and excellent reverse current saturation. The interfacial CdS acts as a passivating layer for the dangling bonds on the unstable GaSb surface and also provides a protective cap. SCLC in the interfacial layer gives rise to a voltage dependent resistance and increases the forward turn-on voltage. CdS deposited by a low temperature chemical deposition process does not introduce any damage to the surface like any other capping process such as plasma enhanced chemical vapor deposition technique.
